1. Park, J. T. and Colinge, J. P., “Multi-gate SOI MOSFETs: device design guidelines”, IEEE Transactions on Electron Devices, Vol. 49, No. 12, (2002), 2222-2229. 2. Kumar, M. J., Orouji, A. A. and Dhakad, H., “New Dual-Material Surrounding Gate Nanoscale MOSFET: Analytical Threshold-Voltage model”, IEEE Transactions on Electron Devices, Vol. 53, No. 4, (2006), 920-923. 3. Chiang, T. K., Chen, M. L. and Wang, H. K., “A new Two-dimensional model for Dual Material Surrounding Gate (DMSG) MOSFET’s”, IEEE Conference on Electron Devices and Solid-state Circuits, Vol. 20, (2007), 597-600. 4. Balamurugan, N. B., Sankaranarayanan, K. and John, M. F., “2D Transconductance to Drain Current Ratio Modeling of Dual Material Surrounding Gate Nanoscale SOI MOSFETs”, Journal of Semiconductor Technology and Science, Vol. 9, No. 2, (2009), 110-116. 5. Niaraki, R., Nobakht, M., “A Sub-threshold 9T Static Random-access Memory cell with high write and read ability with bit interleaving capability”, International Journal of Engineering-Transactions B: Applications, Vol. 29, No. 05, (2016), 630-636. 6. Karimi, G. R., Shirazi, S. G., “ Ballistic (n,0) carbon nanotube Field Effect Transistors' I-V Characteristics: A comparison of n=3a+1 and n=3a+2”, International Journal of Engineering-Transactions A: Basics, Vol. 30, No. 04, (2017), 516-522.. 7. Rajendran, K. and Samudra, G. S., “Modeling of transconductance-to-current ratio (gm/ID) analysis on double-gate SOI MOSFETs”, Journal of Semiconductor Technology and Science, Vol. 15 (2000), 139-144. 8. Kranti, A., Rashmi, Haldar, S. and Gupta, R. S., “Design and Optimization of Vertical Surrounding Gate MOSFETs for Enhanced transconductance-to current ratio (gm/Ids)”, Solid-state Electronics, Vol. 47, (2003), 153-159. 9. conde, O. A., Sanchez, G., Malo, S. babic and Muci, J., “Drain current and transconductance model for an undoped body asymmetric double gate MOSFET”, Proceedings of international Conference on Solid state and Integrated Circuit Technology, (2006), 1239-1242. 10. Balamurugan, N. B., Sankaranarayanan, K., Amutha, P. and John, M. F., “An Analytical Modeling of Threshold and Subthreshold Swing on Dual Material Surrounding Gate Nanoscale MOSFETs for high speed Wireless Communication”, Journal of Semiconductor Technology and Science, Vol. 8, No. 3, (2008), 221-226. 11. Ghosh, P., Haldar, S. and Gupta, R. S., “Analytical modeling and simulation for dual metal gate stack architecture cylindrical/surrounded gate MOSFET”, Journal of Semiconductor Technology and Science, Vol. 12, No. 4, (2012), 458-463. 12. Wang, H. K., Chiang, T. K. and Lee, M. S., “A new two dimensional analytical threshold voltage model for short channel triple material surrounding gate MOSFETs”, Japanese Journal of Applied Physics, Vol. 51, No. 5, (2012), 1-5. 13. Dhanaselvam, P. S. and Balamurugan, N. B., “A 2D transconductance and sub-threshold behavior model for triple material surrounding gate MOSFETs”, Microelectronics Journal, Vol. 44, No. 12, (2013), 1159-1164. 14. Dubey, S., Santra, A., Saramekala, G., Kumar, M. and Tiwari, P. K., “An analytical threshold voltage model for triple-material cylindrical gate-all-around (TM-CGAA) MOSFETs”, IEEE Transactions on Nanotechnology, Vol. 12, No. 5, (2013), 766-774. 15. Dhanaselvam, P. S., Chakaravarthi, G. C. V., Ramesh, R. P. and Balamurugan, N. B., “A 2D analytical modeling of single halo triple material surrounding gate MOSFET”, Journal of Electrical Engineering & Technology, Vol. 9, No. 4, (2014), 1355-1359. 16. Sharifi, M. J., Adibi, A., “Semiconductor device simulation by a new method of solving poission, laplace and schrodinger equations”, International Journal of Engineering, Vol. 13, No. 1, (2000), 89-94. 17. Shafiabadi, M. and Mehrabani, Y. S., "Symmetrical, low-power, and high-speed 1-bit full adder cells using 32nm carbon nanotube field-effect transistors technology", International Journal of Engineering-Transactions A: Basics, Vol. 28, No. 10, (2015), 1447-1452. 18. ATLAS device simulator Silvaco International manual, (2015).